New Horizons









Welcome to my blog

My name is Sven Andersson and I
work as a consultant in embedded
system design, implemented in ASIC
and FPGA.
In my spare time I write this blog
and I hope it will inspire others to
learn more about this fantastic field.
I live in Stockholm Sweden and have
my own company

Contact

You are welcome to contact me
and ask questions or make comments
about my blog.



Content

New Horizons
What's new
Starting a blog
Writing a blog
Using an RSS reader

Zynq Design From Scratch
Started February 2014
Introduction
Changes and updates
Zynq-7000 All Programmable SoC
ZedBoard and other boards
Computer platform and VirtualBox
Installing Ubuntu
Fixing Ubuntu
Installing Vivado
Starting Vivado
Using Vivado
Lab 1. Create a Zynq project
Lab 1. Build a hardware platform
Lab 1. Create a software application
Lab 1. Connect to ZedBoard
Lab 1. Run a software application
Lab 1. Benchmarking ARM Cortex-A9
Lab 2. Adding a GPIO peripheral
Lab 2. Create a custom HDL module
Lab 2. Connect package pins and implement
Lab 2. Create a software application and configure the PL
Lab 2. Debugging a software application
Running Linux from SD card
Installing PetaLinux
Booting PetaLinux
Connect to ZedBoad via ethernet
Rebuilding the PetaLinux kernel image
Running a DHCP server on the host
Running a TFTP server on the host
PetaLinux boot via U-boot
PetaLinux application development
Fixing the host computer
Running NFS servers
VirtualBox seamless mode
Mounting guest file system using sshfs
PetaLinux. Setting up a web server
PetaLinux. Using cgi scripts
PetaLinux. Web enabled application
Convert from VirtualBox to VMware
Running Linaro Ubuntu on ZedBoard
Running Android on ZedBoard
Lab2. Booting from SD card and SPI flash
Lab2. PetaLinux board bringup
Lab2. Writing userspace IO device driver
Lab2. Hardware debugging
MicroZed quick start
Installing Vivado 2014.1
Lab3. Adding push buttons to our Zynq system
Lab3. Adding an interrupt service routine
Installing Ubuntu 14.04
Installing Vivado and Petalinux 2014.2

Chipotle Verification System
Introduction

EE Times Retrospective Series
It all started more than 40 years ago
My first job as an electrical engineer
The Memory (R)evolution
The Microprocessor (R)evolution

Four soft-core processors
Started January 2012
Introduction
Table of contents
Leon3
MicroBlaze
OpenRISC 1200
Nios II

Using the Spartan-6 LX9 MicroBoard
Started August 2011
Introduction
Table of contents
Problems, fixes and solutions

FPGA Design From Scratch
Started December 2006
Introduction
Table of contents
Index
Acronyms and abbreviations

Actel FPGA design
Designing with an Actel FPGA. Part 1
Designing with an Actel FPGA. Part 2
Designing with an Actel FPGA. Part 3
Designing with an Actel FPGA. Part 4
Designing with an Actel FPGA. Part 5

CAD
A hardware designer's best friend
Zoo Design Platform

Linux
Installing Cobra Command Tool
A processor benchmark

Mac
Porting a Unix program to Mac OS X
Fixing a HyperTerminal in Mac OS X
A dream come true

Running
The New York City Marathon

Skiing/Skating
Kittelfjall Lappland

Tour skating in Sweden and around the world
Top
Introduction
SSSK
Wild skating
Tour day
Safety equipment
A look at the equipment you need
Skate maintenance
Links
Books, photos, films and videos
Weather forecasts

Travel
38000 feet above see level
A trip to Spain
Florida the sunshine state

Photo Albums
Seaside Florida
Ronda Spain
Sevilla Spain
Cordoba Spain
Alhambra Spain
KittelfjÀll Lapland
Landsort Art Walk
Skating on thin ice

Books
100 Power Tips for FPGA Designers

Favorites
Adventures in ASIC
ChipHit
Computer History Museum
DeepChip
Design & Reuse
Dilbert
d9 Tech Blog
EDA Cafe
EDA DesignLine
Eli's tech Blog
Embedded.com
EmbeddedRelated.com
FPGA Arcade
FPGA Blog
FPGA Central
FPGA CPU News
FPGA developer
FPGA Journal
FPGA World
Lesley Shannon Courses
Mac 2 Ubuntu
Programmable Logic DesignLine
OpenCores
Simplehelp
SOCcentral
World of ASIC



If you want to be updated on this weblog Enter your email here:



rss feed



 
Tuesday, October 18, 2011
FPGA design from scratch. Part 72
Running Linux on the LX9 MicroBoard

This tutorial will show how to build and install a Linux OS on our MicroBlaze processor system. We will take a look at some of the Linux distributions available to us and choose the one we think is the best for our purpose. For more information about Linux in Xilinx products see Xilinx Wiki. 

Here are some candidates:

Choosing PetaLinux

After taking a closer look at all the candidates I have decide to go for PetaLinux. PetaLogix has a long experience in using the MicroBlaze processor and has build many Linux distributions for this processor. PetaLinux is not a free distribution, but after talking to John Williams, the founder of PetaLogix he promised me a free evalution license for trying the PetaLinux SDK.



While we are waiting for the license, here are some documents we can study to get a better understanding of the process to build and install a Linux OS.



Building the hardware platform

We will follow the Ting Cao's blog and his advises on how to make the design fit in the Spartan-6 FPGA on the LX MicroBoard. Let's go through the whole design flow once more.

We will start a new project and use the BSB wizard to build our system.

->xps &


We select the Avnet Spartan-6 LX9 MicroBoard and let the reference clock run at 66MHz.  We will optimize for area, our biggest concern.



  • Set processor frequency to 66MHz
  • Set local memory size to 8KB
  • Set cache sizes to 8KB
  • Remove CDCE913_I2C and DIP_Switches_4bits peripherals
  • Add axi_timer peripheral
  • Enable interrupts for all peripherals
  • Change the baud rate to 115200 for the uart



Here is the generated hardware platform and here is the corresponding mhs file.




Configuring the MicroBlaze soft processor

Right-click the micro_blaze0 entry and select Configure IP. For more information about MicroBlaze see part 60.




Select <Linux with MMU> and the click the Advanced button. Here are the settings for the General tab.




Here are the settings for the Exceptions tab.



Here are the settings for the Cache tab.

  • Instruction cache size : 8KB
  • Data cache size: 8KB
  • Base Address: 0x8000_0000
  • High Address: 0x83ff_ffff




Here are the settings for the MMU tab.



Here are the settings for the Debug tab.




Here are the settings for the PVR tab.



Interconnect Settings for BUSIF tab.




The Buses tab. This finalizes the MicroBlaze configuration.



Configure the debug_module

Right-click the debug_module entry and select Configure IP. We will disable the JTAG UART bus interface to save area.



Synthesize the design

In XPS select Hardware->Generate Netlist to synthesize the design. Here is the result from the syntesis (estimated values).


Place and route the design

In XPS select Hardware->Generate Bitstream to place and route the design and find out if it will fit in the Spartan-6 FPGA. Here is the result. It will fit.



Top Previous Next

 

Posted at 11:24 by svenand

 

Leave a Comment:

Name


Homepage (optional)


Comments




Previous Entry Home Next Entry